Related content

Performance analysis of tapered gate in PD/SOI CMOS technology

By Hwang W.   Chuang C. T.   Curran B. W.   Rosenfield M. G.  

International Journal of Electronics, Vol. 89, Iss. 4, 2002-04 ,pp. : 267-275

Taylor & Francis Ltd

Access to resources Recommend Favorite

A physical model for gate-to-body tunneling current and its effects on floating-body PD/SOI CMOS devices and circuits

By Yang J.-W.   Fossum J.G.   Workman G.O.   Huang C.-L.  

Solid-State Electronics, Vol. 48, Iss. 2, 2004-02 ,pp. : 259-270

Elsevier

Access to resources Recommend Favorite

High density and low leakage current based SRAM cell using 45 nm technology

By Akashe Shyam  

International Journal of Electronics, Vol. 100, Iss. 4, 2013-04 ,pp. : 536-552

Taylor & Francis Ltd

Access to resources Recommend Favorite

An IO block array in a radiation-hardened SOI SRAM-based FPGA

By Yan Zhao   Lihua Wu   Xiaowei Han   Yan Li   Qianli Zhang   Liang Chen   Guoquan Zhang   Jianzhong Li   Bo Yang   Jiantou Gao   Jian Wang   Ming Li   Guizhai Liu   Feng Zhang   Xufeng Guo   Kai Zhao   Chen Stanley L.   Fang Yu   Zhongli Liu  

Journal of Semiconductors, Vol. 33, Iss. 1, 2012-01 ,pp. : 15010-15016

IOP Publishing

Access to resources Recommend Favorite

A novel high-isolation RF-SOI switch for 2.4 GHz multi-standard applications

By Chen Lei   Zhang Runxi   Shi Chunqi   Ruan Ying   Su Jie   Zhang Shulin   Lai Zongsheng  

Analog Integrated Circuits and Signal Processing, Vol. 67, Iss. 2, 2011-05 ,pp. : 143-148

Springer Publishing Company

Access to resources Recommend Favorite