New challenges for 300mm Si technology: 3D interconnects at wafer scale by aligned wafer bonding

By Dragoi V.   Lindner P.   Tischler M.   Schaefer C.  

Materials Science in Semiconductor Processing, Vol. 5, Iss. 4, 2002-08 ,pp. : 425-428

Elsevier

Access to resources Recommend Favorite

3D LED and IC wafer level packaging

By Lau John   Lee Ricky   Yuen Matthew   Chan Philip  

Microelectronics International, Vol. 27, Iss. 2, 2010-05 ,pp. : 98-105

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

A Novel Wafer Manipulation Method for Yield Improvement and Cost Reduction of 3D Wafer-on-Wafer Stacked ICs

By Zhang Bei   Agrawal Vishwani  

Journal of Electronic Testing, Vol. 30, Iss. 1, 2014-02 ,pp. : 57-75

Springer Publishing Company

Access to resources Recommend Favorite

Microstructure examination of copper wafer bonding

By Chen Kuan-Neng   Fan Andy   Reif Rafael  

Journal of Electronic Materials, Vol. 30, Iss. 4, 2001-04 ,pp. : 331-335

Springer Publishing Company

Access to resources Recommend Favorite

Direct bonding of Si wafer pairs with SiO 2 and Si 3 N 4 films with a fast linear annealing

By Lee S.H.   Song O.   Yoon C.S.   Kim C.K.  

Materials Science in Semiconductor Processing, Vol. 5, Iss. 6, 2002-12 ,pp. : 519-524

Elsevier

Access to resources Recommend Favorite