Author： Pashaeefar Masoud Ashtiani Shahin
Publisher： Springer Publishing Company
ISSN： 0925-1030
Source： Analog Integrated Circuits and Signal Processing, Vol.79, Iss.1, 2014-04, pp. : 177-182
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Related content
A 14-bit 50 MS/s sample-and-hold circuit for pipelined ADC
By Sen Yue Yiqiang Zhao Ruilong Pang Yun Sheng
Journal of Semiconductors, Vol. 35, Iss. 5, 2014-05 ,pp. :
Access to resources
Recommend
14-bit 100 MS/s 121 mW pipelined ADC
By Yongzhen Chen Chixiao Chen Zemin Feng Fan Ye Junyan Ren
Journal of Semiconductors, Vol. 36, Iss. 6, 2015-06 ,pp. :
A 14-bit 100-MS/s 85.2-dB SFDR pipelined ADC without calibration
By Nan Zhao Hua Luo Qi Wei Huazhong Yang
Journal of Semiconductors, Vol. 35, Iss. 7, 2014-07 ,pp. :
A 14-bit 100-MS/s CMOS pipelined ADC featuring 83.5-dB SFDR
By Nan Zhao Qi Wei Huazhong Yang Hui Wang
Journal of Semiconductors, Vol. 35, Iss. 9, 2014-09 ,pp. :