A low energy FIB processing, repair, and test system

Author： Miura K. Kobatake T. Nakamae K. Fujioka H.

Publisher： Elsevier

ISSN： 0026-2714

Source： Microelectronics Reliability, Vol.43, Iss.9, 2003-09, pp. : 1627-1631

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Influence of filament geometry on film uniformity in a catalytic CVD system for low-temperature processing

By Keum Ki-Su Song Tae-Ho Hong Wan-Shick

Journal of Information Display, Vol. 15, Iss. 1, 2014-01 ,pp. : 25-30

Taylor & Francis Ltd

Access to resources Recommend Favorite

A low power test pattern generation for built-in self-test based circuits

By Ye Bo

International Journal of Electronics, Vol. 98, Iss. 3, 2011-03 ,pp. : 301-309

Taylor & Francis Ltd

Access to resources Recommend Favorite

FGMOS flip-flop for low-power signal processing

By Cisneros-Sinencio Luis F. Diaz-Sanchez Alejandro Ramirez-Angulo Jaime

International Journal of Electronics, Vol. 100, Iss. 12, 2013-12 ,pp. : 1683-1689

Taylor & Francis Ltd

Access to resources Recommend Favorite

Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip

By Iyengar V.

Journal of Electronic Testing, Vol. 18, Iss. 2, 2002-04 ,pp. : 213-230

Springer Publishing Company

Access to resources Recommend Favorite

A Note on System-on-Chip Test Scheduling Formulation

By Koranne Sandeep

Journal of Electronic Testing, Vol. 20, Iss. 3, 2004-06 ,pp. : 309-313

Springer Publishing Company

Access to resources Recommend Favorite