A 14-bit 100-MS/s CMOS pipelined ADC featuring 83.5-dB SFDR

By Nan Zhao   Qi Wei   Huazhong Yang   Hui Wang  

Journal of Semiconductors, Vol. 35, Iss. 9, 2014-09 ,pp. : 95009-95016

IOP Publishing

Access to resources Recommend Favorite

A 90-nm CMOS, 8-bit pipeline ADC with 60-MHz bandwidth and 125-MS/s or 250-MS/s sampling frequency

By Malcovati Piero   Picolli Luca   Crespi Lorenzo   Chaahoub Faouzi   Baschirotto Andrea  

Analog Integrated Circuits and Signal Processing, Vol. 64, Iss. 2, 2010-08 ,pp. : 159-172

Springer Publishing Company

Access to resources Recommend Favorite

A 14-bit 50 MS/s sample-and-hold circuit for pipelined ADC

By Sen Yue   Yiqiang Zhao   Ruilong Pang   Yun Sheng  

Journal of Semiconductors, Vol. 35, Iss. 5, 2014-05 ,pp. : 55009-55014

IOP Publishing

Access to resources Recommend Favorite

14-bit 100 MS/s 121 mW pipelined ADC

By Yongzhen Chen   Chixiao Chen   Zemin Feng   Fan Ye   Junyan Ren  

Journal of Semiconductors, Vol. 36, Iss. 6, 2015-06 ,pp. : 65008-65013

IOP Publishing

Access to resources Recommend Favorite

A 0.6 V 10 bit 1 MS/s monotonic switching SAR ADC with common mode stabilizer in 0.13 μm CMOS

By Wei Lü   Duona Luo   Fengcheng Mei   Jiaqi Yang   Libin Yao   Lin He   Fujiang Lin  

Journal of Semiconductors, Vol. 35, Iss. 5, 2014-05 ,pp. : 55006-55012

IOP Publishing

Access to resources Recommend Favorite