Author： Rossi D. Omaña M. Cazeaux J. Metra C. Mak T.
Publisher： Springer Publishing Company
ISSN： 0923-8174
Source： Journal of Electronic Testing, Vol.30, Iss.1, 2014-02, pp. : 111-123
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Related content
Selection of Crosstalk-Induced Faults in Enhanced Delay Test
By Li Huawei
Journal of Electronic Testing, Vol. 21, Iss. 2, 2005-04 ,pp. :
Access to resources
Recommend
On-Chip Clock Faults' Detector
By Metra C.
Journal of Electronic Testing, Vol. 18, Iss. 4-5, 2002-08 ,pp. :
The Coupling Model for Function and Delay Faults
By Yi Joonhwan
Journal of Electronic Testing, Vol. 21, Iss. 6, 2005-12 ,pp. :
Detection of Delay Faults in Memory Address Decoders
By Gizdarski E.
Journal of Electronic Testing, Vol. 16, Iss. 4, 2000-08 ,pp. :
Distributed BIST Architecture to Combat Delay Faults
By Savir J.
Journal of Electronic Testing, Vol. 16, Iss. 4, 2000-08 ,pp. :