A novel DTSCR with a variation lateral base doping structure to improve turn-on speed for ESD protection

By Jizhi Liu   Zhiwei Liu   Ze Jia   J Liou Juin.  

Journal of Semiconductors, Vol. 35, Iss. 6, 2014-06 ,pp. : 64010-64018

IOP Publishing

Access to resources Recommend Favorite

A novel NLDMOS with a high ballast resistance for ESD protection

By Hang Fan   Bo Zhang  

Journal of Semiconductors, Vol. 35, Iss. 2, 2014-02 ,pp. : 24005-24008

IOP Publishing

Access to resources Recommend Favorite

Design optimization of ESD protection and latchup prevention for a serial I/O IC

By Huang C.-Y.   Chen W.-F.   Chuan S.-Y.   Chiu F.-C.   Tseng J.-C.   Lin I.-C.   Chao C.-J.   Leu L.-Y.   Ker M.-D.  

Microelectronics Reliability, Vol. 44, Iss. 2, 2004-02 ,pp. : 213-221

Elsevier

Access to resources Recommend Favorite

Design and Analysis of On-Chip ESD Protection Circuit with Very Low Input Capacitance for High-Precision Analog Applications

By Ker M-D.  

Analog Integrated Circuits and Signal Processing, Vol. 32, Iss. 3, 2002-09 ,pp. : 257-278

Springer Publishing Company

Access to resources Recommend Favorite

Optimization of ESD protection structures suitable for BCD6 smart power technology

By Meneghesso G.   Novembre N.   Zanoni E.   Sponton L.   Cerati L.   Croce G.  

Microelectronics Reliability, Vol. 43, Iss. 9, 2003-09 ,pp. : 1589-1594

Elsevier

Access to resources Recommend Favorite