2D device-level simulation study of strained-Si pnp heterojunction bipolar transistors on virtual substrates

Author: Jankovic N.D.   O'Neill A.  

Publisher: Elsevier

ISSN: 0038-1101

Source: Solid-State Electronics, Vol.48, Iss.2, 2004-02, pp. : 225-230

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content