Multi-finger turn-on circuits and design techniques for enhanced ESD performance and width scaling

By Trinh S.   Mergens M.   Verhaege K.   Russ C.   Armer J.   Jozwiak P.   Keppens B.   Mohn R.   Taylor G.   De Ranter F.   Van Camp B.  

Microelectronics Reliability, Vol. 43, Iss. 9, 2003-09 ,pp. : 1537-1543

Elsevier

Access to resources Recommend Favorite

Investigation of the trigger voltage walk-in effect in LDMOS for high-voltage ESD protection

By Hailian Liang   Shurong Dong   Xiaofeng Gu   Lei Zhong   Jian Wu   Zongguang Yu  

Journal of Semiconductors, Vol. 35, Iss. 9, 2014-09 ,pp. : 94005-94008

IOP Publishing

Access to resources Recommend Favorite

Ultralow specific on-resistance high voltage trench SOI LDMOS with enhanced RESURF effect

By  

Journal of Semiconductors, Vol. 36, Iss. 2, 2015-02 ,pp. : 24010-24016

IOP Publishing

Access to resources Recommend Favorite

A high voltage Bi-CMOS compatible buffer super-junction LDMOS with an N-type buried layer

By Wei Wu   Bo Zhang   Jian Fang   Xiaorong Luo   Zhaoji Li  

Journal of Semiconductors, Vol. 35, Iss. 1, 2014-01 ,pp. : 14009-14013

IOP Publishing

Access to resources Recommend Favorite

Novel 700 V high-voltage SOI LDMOS structure with folded drift region

By  

Journal of Semiconductors, Vol. 36, Iss. 2, 2015-02 ,pp. : 24008-24012

IOP Publishing

Access to resources Recommend Favorite