A Low-Cost BIST Architecture for Linear Histogram Testing of ADCs

By Azaïs F.  

Journal of Electronic Testing, Vol. 17, Iss. 2, 2001-04 ,pp. : 139-147

Springer Publishing Company

Access to resources Recommend Favorite

LI-BIST: A Low-Cost Self-Test Scheme for SoC Logic Cores and Interconnects

By Sekar K.  

Journal of Electronic Testing, Vol. 19, Iss. 2, 2003-04 ,pp. : 113-123

Springer Publishing Company

Access to resources Recommend Favorite

Using At-Speed BIST to Test LVDS Serializer/Deserializer Function

By Eckersand M.  

Journal of Electronic Testing, Vol. 18, Iss. 2, 2002-04 ,pp. : 171-177

Springer Publishing Company

Access to resources Recommend Favorite

Scalable Delay Fault BIST for Use with Low-Cost ATE

By Polian Ilia  

Journal of Electronic Testing, Vol. 20, Iss. 2, 2004-04 ,pp. : 181-197

Springer Publishing Company

Access to resources Recommend Favorite

An Efficient BIST Architecture for Delay Faults in the Logic Cells of Symmetrical SRAM-Based FPGAs

By Girard Patrick  

Journal of Electronic Testing, Vol. 22, Iss. 2, 2006-04 ,pp. : 161-172

Springer Publishing Company

Access to resources Recommend Favorite