A Built-in-Self-Test Scheme for Segmented and Binary Weighted DACs

Author： Rafeeque K.P. Sunil  

Publisher： Springer Publishing Company

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.20, Iss.6, 2004-12, pp. : 623-638

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A Built-in Self-Test Scheme with Diagnostics Support for Embedded SRAM

By Wang C-W.  

Journal of Electronic Testing, Vol. 18, Iss. 6, 2002-12 ,pp. : 637-647

Springer Publishing Company

Access to resources Recommend Favorite

A low-glitch binary-weighted DAC with delay compensation scheme

By Chou Fang-Ting   Chen Chia-Min   Hung Chung-Chih  

Analog Integrated Circuits and Signal Processing, Vol. 79, Iss. 2, 2014-05 ,pp. : 277-289

Springer Publishing Company

Access to resources Recommend Favorite

Stimulus generation of a built-in self-test using oscillation based test structures

By Novak Franc   Santo Zarnik Marina   Kač Uroš  

International Journal of Electronics, Vol. 89, Iss. 11, 2003-11 ,pp. : 811-820

Taylor & Francis Ltd

Access to resources Recommend Favorite

A low power test pattern generation for built-in self-test based circuits

By Ye Bo  

International Journal of Electronics, Vol. 98, Iss. 3, 2011-03 ,pp. : 301-309

Taylor & Francis Ltd

Access to resources Recommend Favorite

Diagnostic Data Compression Techniques for Embedded Memories with Built-In Self-Test

By Li J-F.  

Journal of Electronic Testing, Vol. 18, Iss. 4-5, 2002-08 ,pp. : 515-527

Springer Publishing Company

Access to resources Recommend Favorite