Reducing Scan Shifts Using Configurations of Compatible and Folding Scan Trees

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.21, Iss.6, 2005-12, pp. : 613-620

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Reducing Average and Peak Test Power Through Scan Chain Modification

By Sinanoglu O.

Journal of Electronic Testing, Vol. 19, Iss. 4, 2003-08 ,pp. : 457-467

Springer Publishing Company

Access to resources Recommend Favorite

On the Application of Dynamic Scan Chain Partitioning for Reducing Peak Shift Power

By Almukhaizim Sobeeh

Journal of Electronic Testing, Vol. 26, Iss. 4, 2010-08 ,pp. : 465-481

Springer Publishing Company

Access to resources Recommend Favorite

An Interleaving Technique for Reducing Peak Power in Multiple-Chain Scan Circuits During Test Application

By Lee K-J.

Journal of Electronic Testing, Vol. 18, Iss. 6, 2002-12 ,pp. : 627-636

Springer Publishing Company

Access to resources Recommend Favorite

Configuring a boundary scan chain for optimal testing of non-scan logic clusters

By Choi Yoon-Hwa Jung Edward

International Journal of Electronics, Vol. 87, Iss. 3, 2000-03 ,pp. : 281-291

Taylor & Francis Ltd

Access to resources Recommend Favorite

Scan Latch Design for Test Applications

By Sheth Amit M.

Journal of Electronic Testing, Vol. 20, Iss. 2, 2004-04 ,pp. : 213-216

Springer Publishing Company

Access to resources Recommend Favorite