A Realistic Timing Test Model and Its Applications in High-Speed Interconnect Devices

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.21, Iss.6, 2005-12, pp. : 621-630

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Experimental Results for Slow-speed Timing Characterization of High-speed Pipelined Datapaths

By Nummer Muhammad

Journal of Electronic Testing, Vol. 27, Iss. 1, 2011-02 ,pp. : 9-17

Springer Publishing Company

Access to resources Recommend Favorite

Built-in Test with Modified-Booth High-Speed Pipelined Multipliers and Dividers

By Lo H-Y.

Journal of Electronic Testing, Vol. 19, Iss. 3, 2003-06 ,pp. : 245-269

Springer Publishing Company

Access to resources Recommend Favorite

Design and Power Optimization of High-Speed Pipeline ADC for Wideband CDMA Applications

By Shi C.

Analog Integrated Circuits and Signal Processing, Vol. 26, Iss. 3, 2001-03 ,pp. : 221-230

Springer Publishing Company

Access to resources Recommend Favorite

High-speed low-voltage CMOS line driver for SerDes applications

By Rogers M.

International Journal of Electronics, Vol. 100, Iss. 4, 2013-04 ,pp. : 575-581

Taylor & Francis Ltd

Access to resources Recommend Favorite

A high-speed, on-board multi-carrier demodulator for DVB-RCS applications

By Erup L. Coté M.

Space Communications, Vol. 17, Iss. 1-3, 2001-01 ,pp. : 193-202

Ios Press

Access to resources Recommend Favorite