Test chip and substrate design for flip chip microelectronic package thermal measurements

By Goh Teck Joo   Chiu Chia-Pin   Seetharamu K.N.   Quadir G.A.   Zainal Z.A.  

Microelectronics International, Vol. 23, Iss. 2, 2006-05 ,pp. : 3-10

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Advances in scanning SQUID microscopy for die-level and package-level fault isolation

By Knauss L.A.   Orozco A.   Woods S.I.   Cawthorne A.B.  

Microelectronics Reliability, Vol. 43, Iss. 9, 2003-09 ,pp. : 1657-1662

Elsevier

Access to resources Recommend Favorite

A new concept for the use of Al-sheet as integrated substrate for one or multichip module package

By Philippov Ph.   Arnaudov R   Yordanov N   Gospodinova M  

Microelectronics International, Vol. 15, Iss. 3, 1998-03 ,pp. : 36-41

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Creation and verification of dynamic compact thermal model of a BGA package

By Mohammadi F.   Marami M.  

Microelectronics International, Vol. 25, Iss. 3, 2008-07 ,pp. : 3-13

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

A novel NLDMOS with a high ballast resistance for ESD protection

By Hang Fan   Bo Zhang  

Journal of Semiconductors, Vol. 35, Iss. 2, 2014-02 ,pp. : 24005-24008

IOP Publishing

Access to resources Recommend Favorite