Simulation of partially and near fully depleted SOI MOSFET devices and circuits using SPICE compatible physical subcircuit model

By Imam M.A.   Osman M.A.   Osman A.A.  

Microelectronics Reliability, Vol. 44, Iss. 1, 2004-01 ,pp. : 53-63

Elsevier

Access to resources Recommend Favorite

Analytical modeling of drain current and RF performance for double-gate fully depleted nanoscale SOI MOSFETs

By Sharma Rajiv   Pandey Sujata   Shail Bala Jain  

Journal of Semiconductors, Vol. 33, Iss. 2, 2012-02 ,pp. : 24001-24008

IOP Publishing

Access to resources Recommend Favorite

Fully-Depleted SOI CMOS Technology for Low-Voltage Low-Power Mixed Digital/Analog/Microwave Circuits

By Flandre D.  

Analog Integrated Circuits and Signal Processing, Vol. 21, Iss. 3, 1999-12 ,pp. : 213-228

Springer Publishing Company

Access to resources Recommend Favorite

A complete substrate current model for submicrometre and deep submicrometre MOSFETs

By Hu Man-Chun   Jang Sheng-Lyang  

International Journal of Electronics, Vol. 83, Iss. 2, 1997-08 ,pp. : 159-176

Taylor & Francis Ltd

Access to resources Recommend Favorite

Theoretical analysis of edge parasitic transistor effects in mesa-isolated fully-depleted SOI NMOS devices

By Wang Hongmei   Xi Xuemei   Zhang Xing   Wang Yangyuan  

International Journal of Electronics, Vol. 85, Iss. 1, 1998-07 ,pp. : 11-19

Taylor & Francis Ltd

Access to resources Recommend Favorite