Related content

Deep-submicrometre fully-depleted SOI MOSFET drain current model for digital/analogue circuit simulation

By Hu Man-Chun   Jang Sheng-Lyang  

International Journal of Electronics, Vol. 84, Iss. 3, 1998-03 ,pp. : 167-185

Taylor & Francis Ltd

Access to resources Recommend Favorite

Hysteresis effect in floating-body partially depleted SOI CMOS domino circuits

By Puri Ruchir   Chuang Ching-Te  

International Journal of Electronics, Vol. 90, Iss. 10, 2003-10 ,pp. : 645-663

Taylor & Francis Ltd

Access to resources Recommend Favorite

A physical model for gate-to-body tunneling current and its effects on floating-body PD/SOI CMOS devices and circuits

By Yang J.-W.   Fossum J.G.   Workman G.O.   Huang C.-L.  

Solid-State Electronics, Vol. 48, Iss. 2, 2004-02 ,pp. : 259-270

Elsevier

Access to resources Recommend Favorite

Theoretical analysis of edge parasitic transistor effects in mesa-isolated fully-depleted SOI NMOS devices

By Wang Hongmei   Xi Xuemei   Zhang Xing   Wang Yangyuan  

International Journal of Electronics, Vol. 85, Iss. 1, 1998-07 ,pp. : 11-19

Taylor & Francis Ltd

Access to resources Recommend Favorite

Dual-mode parasitic bipolar effect in dynamic CVSL XOR circuit with floating-body partially depleted SOI devices

By Chuang C. T.   Lu P. F.   Anderson C. J.  

International Journal of Electronics, Vol. 86, Iss. 1, 1999-01 ,pp. : 55-66

Taylor & Francis Ltd

Access to resources Recommend Favorite