A floating-body charge monitoring technique for partially depleted SOI technology

By Kuang J. B.   Saccamango M. J.   Ratanaphanyarat S.   Chuang C.-T.  

International Journal of Electronics, Vol. 91, Iss. 11, 2004-11 ,pp. : 625-637

Taylor & Francis Ltd

Access to resources Recommend Favorite

Dual-mode parasitic bipolar effect in dynamic CVSL XOR circuit with floating-body partially depleted SOI devices

By Chuang C. T.   Lu P. F.   Anderson C. J.  

International Journal of Electronics, Vol. 86, Iss. 1, 1999-01 ,pp. : 55-66

Taylor & Francis Ltd

Access to resources Recommend Favorite

A physical model for gate-to-body tunneling current and its effects on floating-body PD/SOI CMOS devices and circuits

By Yang J.-W.   Fossum J.G.   Workman G.O.   Huang C.-L.  

Solid-State Electronics, Vol. 48, Iss. 2, 2004-02 ,pp. : 259-270

Elsevier

Access to resources Recommend Favorite

Simulation of partially and near fully depleted SOI MOSFET devices and circuits using SPICE compatible physical subcircuit model

By Imam M.A.   Osman M.A.   Osman A.A.  

Microelectronics Reliability, Vol. 44, Iss. 1, 2004-01 ,pp. : 53-63

Elsevier

Access to resources Recommend Favorite

Fully-Depleted SOI CMOS Technology for Low-Voltage Low-Power Mixed Digital/Analog/Microwave Circuits

By Flandre D.  

Analog Integrated Circuits and Signal Processing, Vol. 21, Iss. 3, 1999-12 ,pp. : 213-228

Springer Publishing Company

Access to resources Recommend Favorite