Hysteresis effect in floating-body partially depleted SOI CMOS domino circuits

By Puri Ruchir   Chuang Ching-Te  

International Journal of Electronics, Vol. 90, Iss. 10, 2003-10 ,pp. : 645-663

Taylor & Francis Ltd

Access to resources Recommend Favorite

A floating-body charge monitoring technique for partially depleted SOI technology

By Kuang J. B.   Saccamango M. J.   Ratanaphanyarat S.   Chuang C.-T.  

International Journal of Electronics, Vol. 91, Iss. 11, 2004-11 ,pp. : 625-637

Taylor & Francis Ltd

Access to resources Recommend Favorite

A physical model for gate-to-body tunneling current and its effects on floating-body PD/SOI CMOS devices and circuits

By Yang J.-W.   Fossum J.G.   Workman G.O.   Huang C.-L.  

Solid-State Electronics, Vol. 48, Iss. 2, 2004-02 ,pp. : 259-270

Elsevier

Access to resources Recommend Favorite

Theoretical analysis of edge parasitic transistor effects in mesa-isolated fully-depleted SOI NMOS devices

By Wang Hongmei   Xi Xuemei   Zhang Xing   Wang Yangyuan  

International Journal of Electronics, Vol. 85, Iss. 1, 1998-07 ,pp. : 11-19

Taylor & Francis Ltd

Access to resources Recommend Favorite

Simulation of partially and near fully depleted SOI MOSFET devices and circuits using SPICE compatible physical subcircuit model

By Imam M.A.   Osman M.A.   Osman A.A.  

Microelectronics Reliability, Vol. 44, Iss. 1, 2004-01 ,pp. : 53-63

Elsevier

Access to resources Recommend Favorite