Related content

False Error Vulnerability Study of On-line Soft Error Detection Mechanisms

By Reddy Kiran  

Journal of Electronic Testing, Vol. 26, Iss. 3, 2010-06 ,pp. : 323-335

Springer Publishing Company

Access to resources Recommend Favorite

Linear low voltage nano-scale CMOS transconductor

By Lo Tien-Yu   Hung Chung-Chih   Lo Chi-Hsiang  

Analog Integrated Circuits and Signal Processing, Vol. 66, Iss. 1, 2011-01 ,pp. : 1-7

Springer Publishing Company

Access to resources Recommend Favorite

Quantifying Error in Dynamic Power Estimation of CMOS Circuits

By Gupta Puneet  

Analog Integrated Circuits and Signal Processing, Vol. 42, Iss. 3, 2005-03 ,pp. : 253-264

Springer Publishing Company

Access to resources Recommend Favorite

Towards implementation of a nickel silicide process for CMOS technologies

By Lavoie C.   d'Heurle F.M.   Detavernier C.   Cabral C.  

Microelectronic Engineering, Vol. 70, Iss. 2, 2003-11 ,pp. : 144-157

Elsevier

Access to resources Recommend Favorite

Reduced Impact of Induced Gate Noise on Inductively Degenerated LNAs in Deep Submicron CMOS Technologies: Selected Papers from the NORCHIP 2003 Conference (Guest Editors: Timo Rahkonen and Elmars Bekeris)

By Rossi Paolo  

Analog Integrated Circuits and Signal Processing, Vol. 42, Iss. 1, 2005-01 ,pp. : 31-36

Springer Publishing Company

Access to resources Recommend Favorite