Dual-mode parasitic bipolar effect in dynamic CVSL XOR circuit with floating-body partially depleted SOI devices

By Chuang C. T.   Lu P. F.   Anderson C. J.  

International Journal of Electronics, Vol. 86, Iss. 1, 1999-01 ,pp. : 55-66

Taylor & Francis Ltd

Access to resources Recommend Favorite

Simulation of partially and near fully depleted SOI MOSFET devices and circuits using SPICE compatible physical subcircuit model

By Imam M.A.   Osman M.A.   Osman A.A.  

Microelectronics Reliability, Vol. 44, Iss. 1, 2004-01 ,pp. : 53-63

Elsevier

Access to resources Recommend Favorite

Effect of phosphorus ion implantation on back gate effect of partially depleted SOI NMOS under total dose radiation

By  

Journal of Semiconductors, Vol. 36, Iss. 1, 2015-01 ,pp. : 14006-14009

IOP Publishing

Access to resources Recommend Favorite

Theoretical analysis of edge parasitic transistor effects in mesa-isolated fully-depleted SOI NMOS devices

By Wang Hongmei   Xi Xuemei   Zhang Xing   Wang Yangyuan  

International Journal of Electronics, Vol. 85, Iss. 1, 1998-07 ,pp. : 11-19

Taylor & Francis Ltd

Access to resources Recommend Favorite

A novel uniformly doped barrier modulated ultra-deep-submicron poly-Si thin film transistor with very low subthreshold slope

By   Goswami Yogesh   Basak Shibir   Ghosh Bahniman  

Semiconductor Science and Technology, Vol. 29, Iss. 7, 2014-07 ,pp. : 75017-75023

IOP Publishing

Access to resources Recommend Favorite