Memory characteristics and the tunneling mechanism of Au nanocrystals embedded in a DyScO₃ high-k gate dielectric layer

By Chan K C   Lee P F   Li D F   Dai J Y  

Semiconductor Science and Technology, Vol. 26, Iss. 2, 2011-02 ,pp. : 25015-25019

IOP Publishing

Access to resources Recommend Favorite

Performance analysis of silicon nanowire transistors considering effective oxide thickness of high-k gate dielectric

By Chandra S. Theodore   Balamurugan N. B.  

Journal of Semiconductors, Vol. 35, Iss. 4, 2014-04 ,pp. : 44001-44004

IOP Publishing

Access to resources Recommend Favorite

Analytical modeling of the direct tunneling current through high-k gate stacks for long-channel cylindrical surrounding-gate MOSFETs

By Lina Shi   Yiqi Zhuang   Cong Li   Dechang Li  

Journal of Semiconductors, Vol. 35, Iss. 3, 2014-03 ,pp. : 34009-34014

IOP Publishing

Access to resources Recommend Favorite

Low Voltage High-Speed CMOS Square-Law Composite Transistor Cell

By Hwang C.  

Analog Integrated Circuits and Signal Processing, Vol. 25, Iss. 3, 2000-12 ,pp. : 347-350

Springer Publishing Company

Access to resources Recommend Favorite

Atomic layer deposition of ZnO: a review

By Tynell Tommi   Karppinen Maarit  

Semiconductor Science and Technology, Vol. 29, Iss. 4, 2014-04 ,pp. : 43001-43015

IOP Publishing

Access to resources Recommend Favorite