Related content

A New Low-Power Architecture Design for Distributed Arithmetic Unit in FIR Filter Implementation

By Ghamkhari Seyedeh   Ghaznavi-Ghoushchi Mohammad  

Circuits, Systems, and Signal Processing, Vol. 33, Iss. 4, 2014-04 ,pp. : 1245-1259

Springer Publishing Company

Access to resources Recommend Favorite

Methodology for low power design of on-line testers for digital circuits

By Biswas S.  

International Journal of Electronics, Vol. 95, Iss. 8, 2008-01 ,pp. : 785-797

Taylor & Francis Ltd

Access to resources Recommend Favorite

Design and Analysis of Power Integrity in Deep Submicron System-on-Chip Circuits

By Zheng L.-R.  

Analog Integrated Circuits and Signal Processing, Vol. 30, Iss. 1, 2002-01 ,pp. : 15-29

Springer Publishing Company

Access to resources Recommend Favorite

Design considerations for 6.5 kV IGBT devices

By Vellvehi M.   Flores D.   Jorda X.   Hidalgo S.   Rebollo J.   Coulbeck L.   Waind P.  

Microelectronics, Vol. 35, Iss. 3, 2004-03 ,pp. : 269-275

Elsevier

Access to resources Recommend Favorite

Design and implementation of relaxation generators: new application circuits of the DVCC

By Chien Hung-Chun  

International Journal of Electronics, Vol. 100, Iss. 2, 2013-02 ,pp. : 227-244

Taylor & Francis Ltd

Access to resources Recommend Favorite