Design optimization of ESD protection and latchup prevention for a serial I/O IC

By Huang C.-Y.   Chen W.-F.   Chuan S.-Y.   Chiu F.-C.   Tseng J.-C.   Lin I.-C.   Chao C.-J.   Leu L.-Y.   Ker M.-D.  

Microelectronics Reliability, Vol. 44, Iss. 2, 2004-02 ,pp. : 213-221

Elsevier

Access to resources Recommend Favorite

Pad Over Active (POA) solutions for three metal level BCD5 mixed power process - Design and validation of ESD protections

By Andreini A.   Neva C.   Renard L.   Sironi G.   Speroni F.   Sponton L.   Tampellini F.   Tiziani R.  

Microelectronics Reliability, Vol. 43, Iss. 9, 2003-09 ,pp. : 1377-1382

Elsevier

Access to resources Recommend Favorite

A procedure for reliability control and optimization of mixed-signal smart power CMOS pocesses

By Aal A.  

Microelectronics Reliability, Vol. 43, Iss. 9, 2003-09 ,pp. : 1395-1400

Elsevier

Access to resources Recommend Favorite

A novel NLDMOS with a high ballast resistance for ESD protection

By Hang Fan   Bo Zhang  

Journal of Semiconductors, Vol. 35, Iss. 2, 2014-02 ,pp. : 24005-24008

IOP Publishing

Access to resources Recommend Favorite

A review of electrostatic discharge (ESD) in advanced semiconductor technology

By Voldman S.H.  

Microelectronics Reliability, Vol. 44, Iss. 1, 2004-01 ,pp. : 33-46

Elsevier

Access to resources Recommend Favorite