Modeling and extraction of gate bias-dependent parasitic source and drain resistances in MOSFETs

Author: Kim D.M.   Kim H.C.   Kim H.T.  

Publisher: Elsevier

ISSN: 0038-1101

Source: Solid-State Electronics, Vol.47, Iss.10, 2003-10, pp. : 1707-1712

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract