Related content

A 60 GHz receiver front-end in 65 nm CMOS

By Tao Sha  

Analog Integrated Circuits and Signal Processing, Vol. 67, Iss. 1, 2011-04 ,pp. : 61-71

Springer Publishing Company

Access to resources Recommend Favorite

Design challenges of a 65 nm CMOS stacked folded differential PA structure for mobile communications

By Luque Yohann   Deltimple Nathalie   Kerhervé Eric   Belot Didier  

Analog Integrated Circuits and Signal Processing, Vol. 68, Iss. 2, 2011-08 ,pp. : 155-162

Springer Publishing Company

Access to resources Recommend Favorite

Experimental characterization of peripheral photocurrent in CMOS photodiodes down to 65 nm technology

By Blanco-Filgueira B.   López P.   Roldán J.B.  

Semiconductor Science and Technology, Vol. 28, Iss. 4, 2013-04 ,pp. : 45011-45017

IOP Publishing

Access to resources Recommend Favorite

A 65-nm low-noise low-cost ΣΔ modulator for audio applications

By Guo Liang   Lu Liao   Hao Luo   Xiaopeng Liu   Xiaoxia Han   Yan Han  

Journal of Semiconductors, Vol. 33, Iss. 2, 2012-02 ,pp. : 25005-25009

IOP Publishing

Access to resources Recommend Favorite

Model and physical implementation of multi-port PUF in 65 nm CMOS

By Zhang Yuejun  

International Journal of Electronics, Vol. 100, Iss. 1, 2013-01 ,pp. : 112-125

Taylor & Francis Ltd

Access to resources Recommend Favorite