Three-Dimensional Wafer Stacking Using Cu TSV Integrated with 45 nm High Performance SOI-CMOS Embedded DRAM Technology ^†

By Batra Pooja   Skordas Spyridon   LaTulipe Douglas   Winstel Kevin   Kothandaraman Chandrasekharan   Himmel Ben   Maier Gary   He Bishan   Wehella Gamage Deepal   Golz John   Lin Wei   Vo Tuan   Priyadarshini Deepika   Hubbard Alex   Cauffman Kristian   Peethala Brown   Barth John   Kirihata Toshiaki   Graves-Abe Troy   Robson Norman   Iyer Subramanian  

Journal of Low Power Electronics and Applications, Vol. 4, Iss. 2, 2014-05 ,pp. : 77-89

MDPI

Access to resources Recommend Favorite

Wafer-level integration of NiTi shape memory alloy on silicon using Au–Si eutectic bonding

By Gradin Henrik   Bushra Sobia   Braun Stefan   Stemme Göran    

Journal of Micromechanics and Microengineering, Vol. 23, Iss. 1, 2013-01 ,pp. : 15008-15021

IOP Publishing

Access to resources Recommend Favorite

Wafer-level Au–Au bonding in the 350–450 °C temperature range

By Tofteberg Hannah R   Schjølberg-Henriksen Kari   Fasting Eivind J   Moen Alexander S   Taklo Maaike M V   Poppe Erik U   Simensen Christian J  

Journal of Micromechanics and Microengineering, Vol. 24, Iss. 8, 2014-08 ,pp. : 84002-84009

IOP Publishing

Access to resources Recommend Favorite

Cost-Efficient Wafer-Level Capping for MEMS and Imaging Sensors by Adhesive Wafer Bonding

By Bleiker Simon J.   Visser Taklo Maaike M.   Lietaer Nicolas   Vogl Andreas   Bakke Thor   Niklaus Frank  

Micromachines, Vol. 7, Iss. 10, 2016-10 ,pp. : 192-192

MDPI

Access to resources Recommend Favorite

Oxide-Oxide Thermocompression Direct Bonding Technologies with Capillary Self-Assembly for Multichip-to-Wafer Heterogeneous 3D System Integration

By Fukushima Takafumi   Hashiguchi Hideto   Yonekura Hiroshi   Kino Hisashi   Murugesan Mariappan   Bea Ji-Chel   Lee Kang-Wook   Tanaka Tetsu   Koyanagi Mitsumasa  

Micromachines, Vol. 7, Iss. 10, 2016-10 ,pp. : 184-184

MDPI

Access to resources Recommend Favorite